


Computervision

CGP-100 Graphics Processor
Logic Diagrams



CGP-100 Graphics Processor

Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are confidential and proprietary information of Computervision Corporation and shall not be divulged to any third party without the prior written consent of Computervision Corporation.
Reproduction in whole or in part is forbidden.

REVISIONS					COMPUTERVISION CORPORATION		L2IX009		REV.
SYM	ECO NO.	C_H_K	APPR'D	SYM	ECO NO.	C_H_K	APPR'D	QTY	TITLE
A	REL#2C01	7	14n	1/10/8				1	CGP-100 ELECTRONIC DOCUMENTATION PACKAGE
B	#2887	1	107	10/78				1	MODULE LIST
C	# 3386	1	107	5/80				1	MODULE CGP
								1	DRN D.DAVIDSON SHT 1 OF 1
ITEM	DRAWING OR PART NUMBER	STOCK NUMBER	QTY	REF.	DESCRIPTION	REF.	DES.	1	MANUFACTURER
1	L2IX009		01	02	DOCUMENTATION PACKAGE	REF			NOTE / COMMENTS NO DRAWING
2	DAZIE120		1		CPU ASSY				
3	DS2IE122		1		CPU SCHEMATIC				
4	DAZIE130		1		CONTROL PANEL ASSY				
5	DS2IE132		1		CONTROL PANEL SCHEMATIC				
6	ES2IE050		1		BACKPLANE SCHEMATIC				
7	DAZIE105		1		MUC ASSY				
8	DS2IE107		1		MUC SCHEMATIC				
9	DAZIE115		1		FPU ASSY				
10	DS2IE117		1		FPU SCHEMATIC				
11	DAZIE109		1		32K MEMORY ASSY				
12	DS2IE102		1		32K MEMORY SCHEMATIC				
13	DS2IE015		1		CPU FLOW CHART				
14	AH2IH305		1		CPU MICROCODE LISTING				
15	AH2IH315		1		FPU MICROCODE LISTING				
16	DAZIE225		1		128K/32K MEMORY ASSY				
17	DS2IE227		1		128K/32K MEMORY SCHEMATIC				
18									
19									
20									

L2IX009

Table of Contents

CGP-100 Family Tree (Rev. D)
DX21Y007 (1 Sheet)

Backplane
Connector List (Rev. C) ES21E050 (1 Sheet)

Power Supply
PSI1157B (2 Sheets)

Control Panel (Rev. D)
DS21E132 (1 Sheet)

Central Processing Unit (Rev. J)
DS21E122 (10 Sheets)

Microprogram Flow Charts (Rev. E)
DS21E015 (27 Sheets)

128/32K A/B-Port Memory Unit (Rev. E)
DS21E252 (16 Sheets)

32/128K Memory Unit (Rev. D)
DS21E227 (9 Sheets) (OBSOLETE)


32K Memory Unit (Single Port) (Rev. D)
DS21E102 (7 Sheets) (OBSOLETE)

Memory Management and Protection Unit (Rev. K)
DS21E107 (4 Sheets)

B-Port Memory Management and Protection Unit (Rev. F)
DS21E282 (5 Sheets)


Floating-Point Unit (Rev. C)
DS21E117 (7 Sheets)

CGP Family Tree



Backplane


Connector List
Artwork Silkscreen




Power Supply

Sheet No.


Transformer	1
Regulator Modules	1
Logic Module	2
-5 Volt Regulator	2





Control Panel


Logic Diagram




Central Processor Unit

Sheet No.


Block Diagram	
Data Transceivers	1
Control Store	2,3
Microinstruction Decode	2,3
Test Multiplexer	3
RALU	4
APL ROMs	4
Instruction Register	5
CPU Clock	5
FPLAs	6
Next Address Logic	6
I/O Logic	7,9
Control Panel Encoding	7
Processor State Register	8
Control Panel Interface	8
Real Time Clock	9
Serial Line Control	10








CONTROL PNL. BUS & DATA AND MEMORY BUS DRIVERS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION.		TOLERANCES	
MATERIAL:		J	ECO # 3298
		C/2	ECO # 2745
		B/2	ECO # 2700
		A/2	REL ECO # 2587
		DRT/THIN	RELEASE ECO 2577
		CHK T100	MM 1/73
		ENGR X100	MM 1/73
		PROJ X100	MM 1/73
PART NUMBER	NEXT ASSEMBLY	QTY	SYN
DT2IEI21		1	REVISION DESCRIPTION
COMPUTERTVISION CORP.	SOUTH AVENUE		ECO DATE
	BURLINGTON, MASS. 01803		APPROVED
			SCHEMATIC DIAGRAM
			C.V. PROCESSOR
			DS2IEI22
			SCALE NONE
			DWS NO. DS2IEI22
			REMOVE ALL BURRS AND SHARP EDGES
			UNIT WT.
			SHEET 1 OF 10 SHEETS














INSTRUCTION REGISTER, TIMING GENERATOR

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES	
MATERIAL:		DECIMAL	
		XX 01 XXX 005 XXXX 0010 FRACTIONAL = 1/16 th ANGULAR = 1 DEG	
FINISH:		DIM. TOLERANCE	SEE SHT. 1
		CHX 000	SYM. REVISION DESCRIPTION APP'D DATE
		ENGR.	TITLE: SCHEMATIC DIAGRAM
		PROJ:	CV. PROCESSOR
		MFG:	SCALE: NONE DWG. NO. DS21E122
		SIGNATURE: DATE	REMADE ALL BURRS AND SHARP EDGES
		UNIT: WT.	SHEET 5 OF 10 SHEETS
 COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803			











THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTEVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTEVISION CORPORATION.	
MATERIAL:	
FINISH:	
PART NUMBER:	NEXT ASSEMBLY
PROJ:	QTY
COMPUTEVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803	SIGNATURE DATE
REMOVE ALL BURRS AND SHARP EDGES	SCALE
None	DWS NO. DS2IE122
	REVISION DESCRIPTION APP'D DATE
	SEE SHT 1
	TITLE SCHEMATIC DIAGRAM C.V. PROCESSOR
	SHEET 9 OF 10 SHEETS





Microprogram Flow Chart


	<u>Sheet No.</u>
Instruction Fetch	1
Indirect Addressing	1
Move Data Instructions	2
Modify Memory Instructions	2
Jump Instructions	2
Arithmetic/Logic Instructions	3
Unsigned Integer Multiplication	4
Unsigned Integer Division	5
I/O Instructions	6
Interrupts	7
Data Channels	8
Pseudo-Instructions	9
Console Functions	9,10
Floating Point Interface	11-14
Microdiagnostics	15-27





INSTRUCTION FETCH INDIRECT ADDRESSING













I/O INSTRUCTIONS


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES	
MATERIAL:		DECIMAL	
		X-.0000 +.0005	.0000 -.0005
FINISH:		FRACTIONAL	
		1/16 1/32 1/64	1/16 1/32 1/64
		DIN 7100-1 4/77	SEE SH1
		REV. NO.	REVISION DESCRIPTION APPROVED BY
		CHK	
		ENTER	
		PROJ	
		MFG	SCALE
		SIGNATURE DATE	DATE
		REMOVE ALL BURRS AND SHARP EDGES	INITIALS
PART NUMBER		NEXT ASSEMBLY	CITY
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		CVP MFC PROGRAM FLOW CHART	







DATA CHANNEL

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.			
MATERIAL:	TOLERANCES		
	DECIMAL INCHES	MM	DEGREES
FINISH:	SEE SHT. 1		
	DIN Tolerance	mm	deg
PART NUMBER	SYN REVISION DESCRIPTION APP'D DATE		
TITLE CVP MICROPROGRAM FLOW CHART			
SCALE NONE DRAFT NO. DS2IE015			
SIGNATURE DATE			
REMOVE ALL BURRS AND SHARP EDGES			
UNIT IN'.			
SHEET 8 OF 27 SHEETS			








8 | 7 | 6 | 5 | 4 | 3 | 2 | 1



8 | 7 | 6 | 5 | 4 | 3 | 2 | 1








FLOAT POINT INTERFACE


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		
MATERIAL:		
FINISH:		
PART NUMBER	NEXT ASSEMBLY	QTY
 COMPUTERVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730		
TOLERANCES DECIMAL .XX ± .01 .XXX ± .005 .XXXX 3.2 ± .010 FRACTIONAL = 1/16 ANGULAR = 1° 00'		
DIN 7180 <i>REV. C</i> <i>1/2</i> SYN TITLE REVISION DESCRIPTION APPR'D DATE CHC CVP MACH PROGRAM ENGR FLY CHART PROJ		
MPS SCALE LINE DWG NO. ED15 SIGNATURE DATE REMOVE ALL BURRS AND SHARP EDGES UNIT WT. 27 SHIPS 27 SHEETS		

8 7 6 5 4 3 2 1


D



C



B




DS2IE015

E

MICRODIAGNOSTIC ENTRY
NEXT ADDRESS CONTROL
LOGIC TEST


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTEVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTEVISION CORPORATION.		TOLERANCES	
MATERIAL:	FINISH:	DECIMAL	
		XX	+ .01
PROJ:	DRAWN/DIVISION: 3/78	FRACTIONAL	
		XXX	+ .005
PART NUMBER:	NEXT ASSEMBLY: QTY	ANGULAR	
		XXXX	+ .000
COMPUTEVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730		SEE SHEET 1	
		TITLE: FLOW CHARTS CVP MICROPROGRAM	
		MATERIAL: NONE	
		DRAWING NO. DS2IE015	
		SCALE: 1:1	
		REVISION DATE: 0/00	
		APPROVED DATE:	
		SIGNATURE: DATE: 0/00	
		REMOVED ALL BURRS AND SHARP EDGES UNIT WT. ~	
		SHEET 15 OF 27 SHEETS	




THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT BEING OR REPRODUCED WITHOUT PERMIS- SION OF COMPUTERVISION CORPORATION.		TOLERANCES
		DECIMAL
		XX.X .000
		XXX .000
		XXXX .0000
		ANGLE .0000
		ANGULAR .0000
		FEET .0000
		INCHES .0000
		MM .000
		MICR. .000
		SEE SHEET 1
BRAND DAVIDSON 3-78		REV. DATE
CHK		TYPE
ENSA 12-12-78		PROJ
PART NUMBER		NEXT ASSEMBLY
MFG		QTY
SIGNATURE DATE		SCALE
REMOVE ALL BURRS AND SHARP EDGES		UNIT
		DS21E015
		SHEET 16 OF 27 SHEETS

NEXT ADDRESS CONTROL
LOGIC TEST


FLOW CHARTS
CVP MICROPROGRAM





8 | 7 | 6 | 5 | 4 | 3 | 2 | 1



8 | 7 | 6 | 5 | 4 | 3 | 2 | 1









8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

THIS SUBTEST INSURES THE INTEGRITY
OF THE CPU COUNTER.





CPU COUNTER SUBTEST	
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.	
TOLERANCES	
DECIMAL	
XX = ± .01 XXX = ± .005 XXXX = ± .001 FRACTIONAL = ± 1/64 ANGULAR = ± 1°0'	
MATERIAL:	SYM
FINISH:	REV. DESCRIPTION
CHK:	APPRO DATE
SEE SHEET 1	
EINR 2/27/74 446	
PART NUMBER: 4-73	
TITLE: FLOW CHARTS	
PROJ: CVP MICROPROGRAM	
INFO:	SCALE
SIGNATURE:	DATE
CIVITAS CORP. 201 Burlington Road Bedford, Massachusetts 01730	
DRAWN BY: NONE	
REMOVED ALL BURRS AND SHARP EDGES	
DRAFT NO.: DS2IE015	
UNIT WT.	
SHEET 22 OF 27 SHEETS	




MISCELLANEOUS TESTS		TOLERANCES	
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTEVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTEVISION CORPORATION.		DECIMAL	
<i>[Signature]</i>		XH ± .01	
<i>[Signature]</i>		XX ± .005	
<i>[Signature]</i>		XXX ± .0010	
<i>[Signature]</i>		FRACTIONAL ± 1/64	
<i>[Signature]</i>		ANGULAR ± 1°00'	
MATERIAL:		CHK	SEE SHEET 1
PHASE:		DATE	TITLE
		4-78	FLOW CHARTS
			CVP MICROPROGRAM
PART NUMBER:	DS2IE015	PROJ:	
NEXT ASSEMBLY:		MPN:	
QTY:		SPEC:	
		NONE	DWS NO. DS2IE015
			REMOVABLE SURFACES AND SHARP EDGES
			UNIT WT.
			SHEET 23 OF 27 SHEETS

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1






8 | 7 | 6 | 5 | 4 | 3 | 2 | 1



8 | 7 | 6 | 5 | 4 | 3 | 2 | 1



**128/32K A/B-Port Memory Unit
DS21E252**

Sheet No.

Address Selection	1
Jumper Configuration	1
Memory Prioritizing	2
Refresh and Timing Logic	2
Data In Multiplexer	3
Data Out Latch	3
Parity Logic	3
Bus Control Logic	4
Bus Logic	5
Memory Address Logic	5
A-Port/B-Port Select Logic	6
Address Multiplexer Logic	6
Refresh Counter Logic	6
Row Address Strobe Clock	6
I/O Logic	7
Memory Row A	8
Memory Row B	9
Memory Row C	10
Memory Row D	11
Memory Row E	12
Memory Row F	13
Memory Row G	14
Memory Row H	15
B-Port Connectors	16

1PL on page 3-2
CBR on page 3-1

DA21E250-X CONFIGURATION TABLE

	SINGLE PORT	DUAL PORT, DISTRIBUTED MODE	DUAL PORT, GPU MODE	SINGLE PORT 32K
POPULATED WITH 4K RAMS (MK 4027-3)	USE CONFIGURATION BLOCKS A,A,B	USE CONFIGURATION BLOCKS A,A,C,D,E	USE CONFIGURATION BLOCKS A,C,D,E	SINGLE PORT 32K
POPULATED WITH 16K RAMS (MK 4116-3)	DA21E250-02 USE CONFIGURATION BLOCKS B,F	DA21E250-01 USE CONFIGURATION BLOCKS D,E,G	DA21E250-01 USE CONFIGURATION BLOCKS E,F,H	DA21E250-03 USE CONFIGURATION BLOCKS A,I

CONFIGURATION BLOCK A) 32K HARDWARE CONFIGURATION (USING 4K RAMS)

- 1) REMOVE R22
- 2) ADJUST POT R31 SUCH THAT TP HAS A 29 JUS REP RATE
- 3) INSERT JUMPERS: JP9-2 . JP11-2 . JP13
- 4) POPULATE MEMORY ARRAY WITH MK4027-3 MEMORY CHIPS

CONFIGURATION BLOCK A1) APOT 32K ADDRESSING CHART

*APORT FIELD	AMCO	AMC1	AMC2	AMC3	**CLOSED CONTACTS ON SWITCH PACK IV
0	H	H	H	H	8
1	H	H	H	L	7.8
2	H	H	L	H	8.8
3	H	H	L	L	8.7.8
4	H	L	H	H	6.8
5	H	L	H	L	5.7.8
6	H	L	L	H	5.8.8
7	H	L	L	L	5.8.7.8
8	L	H	H	H	4.8
9	L	H	H	L	4.7.8
10	L	H	L	H	4.8.8
11	L	H	L	L	4.8.7.8
12	L	L	H	H	4.5.8
13	L	L	H	L	4.5.7.8
14	L	L	L	H	4.5.8.8
15	L	L	L	L	4.5.8.7.8

* EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY

** ALL OTHER CONTACTS ON SWITCH PACK IV OPEN

CONFIGURATION BLOCK B) SINGLEPORT CONFIGURATION

- 1) DEPOPULATE PC BOARD AS PER BM21E250-02
- 2) ADD JUMPERS JP3 . JP5 . JP7

CONFIGURATION BLOCK C) BPORT 32K MEMORY ROW SELECT

- 1) INSERT JUMPERS: JP10-2 . JP12-2 . JP14-2

CONFIGURATION BLOCK D) BPORT 32K ADDRESSING AND I/O DEVICE CODE CHART

*BPORT FIELD OR I/O DEVICE CODE	BMC0 OR BDS0	BMC1 OR BDS1	BMC2 OR BDS2	BMC3 OR BDS3	**CLOSED CONTACTS ON SWITCH PACK 12S
0	H	H	H	H	8
1	H	H	H	L	4.8
2	H	H	L	H	3.8
3	H	H	L	L	3.4.8
4	H	L	H	H	2.8
5	H	L	H	L	2.4.8
6	H	L	L	H	2.3.8
7	H	L	L	L	2.3.4.8
8	L	H	H	H	1.8
9	L	H	H	L	1.4.8
10	L	H	L	H	1.3.8
11	L	H	L	L	1.3.4.8
12	L	L	H	H	1.2.8
13	L	L	H	L	1.2.4.8
14	L	L	L	H	1.2.3.8
15	L	L	L	L	1.2.3.4.8

* EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY

** ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN

CONFIGURATION BLOCK E) LAST BOARD IN DAISY CHAIN

THE LAST DUAL PORT MEMORY BOARD IN A DAISY CHAIN MUST TERMINATE BPORT BUS SIGNALS. THE LAST DUAL PORT MEMORY IN A DAISY CHAIN ONLY MUST HAVE THE FOLLOWING RESISTORS: RPG,RP7,RPB.
RP12 . RES PACK 12F

CONFIGURATION BLOCK F) 128K HARDWARE CONFIGURATION/APORT 128K ADDRESSING M

- 1) R20 AND R22 INSERTED
- 2) INSERT JUMPER JP4
- 3) ADJUST POT R31 SUCH THAT TP HAS A 14.5 JUS REP RATE
- 4) INSERT JUMPERS JP9 . JP11 . JP13
- 5) POPULATE MEMORY ARRAY WITH MK411B-3 MEMORY CHIPS
- 6) APOT 12BK ADDRESSING CHART

*APORT FIELD NO.	AMCO	AMC1	AMC2	AMC3	AMC4	**CLOSED CONTACTS ON SWITCH PACK IV
0,1,2,3	H	H	H	H	H	
4,5,8,7	H	H	H	H	L	5
8,9,10,11	H	H	H	L	H	4
12,13,14,15	H	H	H	L	L	4.5
16,17,18,19	H	H	L	H	H	3
20,21,22,23	H	H	L	H	L	3.5
24,25,26,27	H	H	L	H	H	3.4
28,29,30,31	H	H	L	L	L	3.4.5
32,33,34,35	H	L	H	H	H	2
38,37,38,39	H	L	H	H	L	2.5
40,41,42,43	H	L	H	L	H	2.4
44,45,46,47	H	L	H	L	L	2.4.5
48,49,50,51	H	L	L	H	H	2.3
52,53,54,55	H	L	L	H	L	2.3.5
56,57,58,59	H	L	L	H	H	2.3.4
80,81,82,83	H	L	L	L	L	2.3.4.5
84,85,86,87	L	H	H	H	H	1
88,89,70,71	L	H	H	H	L	1.5
72,73,74,75	L	H	H	L	H	1.4
76,77,78,79	L	H	H	L	L	1.4.5
80,81,82,83	L	H	L	H	H	1.3
84,85,86,87	L	H	L	H	L	1.3.5
88,89,90,91	L	H	L	L	H	1.3.4
92,93,94,95	L	H	L	L	L	1.3.4.5
98,97,98,99	L	L	H	H	H	1.2
100,101,102,103	L	L	H	H	L	1.2.5
104,105,108,107	L	L	H	L	H	1.2.4
108,109,110,111	L	L	H	L	L	1.2.4.5
112,113,114,115	L	L	L	H	H	1.2.3
118,117,118,119	L	L	L	H	L	1.2.3.5
120,121,122,123	L	L	L	L	H	1.2.3.4
124,125,126,127	L	L	L	L	L	1.2.3.4.5

* EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY

(TO EXPAND BEYOND 16 FIELDS . IC 2X AND 2V . SHT.7 . MUST BE ADDED)

** ALL OTHER SWITCH CONTACTS ON SWITCH IV ARE OPEN

CONFIGURATION BLOCK G) 12BK APOT/32K BPORT COMMON MEMORY

WITH JUMPERS JP10, JP12, JP14, INSERTED

BMC2	BMC3	COMMON SEGMENT OF APOT 12BK MEMORY
H	H	1ST 32K
H	L	2ND 32K
L	H	3RD 32K
L	L	4TH 32K

2) TO FORCE COMMON APOT/BPORT MEMORY
INDEPENDENT OF BMC2 AND BMC3


BMC2	BMC3	COMMON SEGMENT OF APOT 12BK MEMORY	JUMPERS INSERTED
X	X	1ST 32K	JP10, JP16, JP18
X	X	2ND 32K	JP10, JP18
X	X	3RD 32K	JP10, JP18
X	X	4TH 32K	JP10


WHERE X = DONT CARE


CONFIGURATION BLOCK H) BPORT 128K ADDRESSING CONFIGURATION


- 1) INSERT JUMPERS JP10, JP12, JP14
- 2) BPORT 12BK ADDRESSING CHART


BPORT FIELD NO.	BMAD0	BMAD1	BMAD2	BMCO	BMC1	**CLOSED CONTACTS ON SWITCH PACKS
0,1,2,3	H	H	H	H	H	9C 12S
4,5,8,7	H	H	H	L		2.8
8,9,10,11	H	H	H	L	H	1.8
12,13,14,15	H	H	L	L		1.2.8
16,17,18,19	H	H	L	H	H	7 8
20,21,22,23	H	H	L			


















MEMORY CHIPS 3S THRU 3AA
AND 3F THRU 3M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		MEMORY ROW A	
MATERIAL		TOLERANCES	
		DEGREES	
FINISH		XX	-0.01
		XXX	+-.006
		XXXX	.0010
		FRACTIONAL	.1284
	ANGULAR	.100	
	DIN 8 HOBBS	SEE SHT. 1	
	DNK	STM	REVISION DESCRIPTION
	ENR	TITLE	
	PROJ	128/32K MEMORY	
DA21E250	1	A/B PORT SCHEM.DIAGRAM	
PART NUMBER	NEXT ASSEMBLY	QTY	MFB
			SIGNATURE DATE
			SCALE DWG NO.
COMPUTERVISION CORP.			DS21E252
801 BURLINGTON ROAD ROUTE 62		REMOVE ALL BURPS AND SHARP EDGES	UNIT SHT 9 OF 16 SHTS
BEDFORD, MASS. 01730		WT.	





MEMORY CHIPS 4S THRU 4AA
AND 4F THRU 4M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES SIGNALS XX = +/- .01 XXX = +/- .005 XXXX = +/- .001 AMBIENT = +/- .005
MATERIAL	SEE SHT. 1	
FINISH	REV. DESCRIPTION	
PART NUMBER	DA21E250	REV. APPD DATE
COMPUTERVISION CORP. 101 BURLINGTON ROAD, ROUTE 93 BEDFORD, MASS. 01730		
SIGNATURE DATE		SCALE DWG NO.
REMOVE ALL BURRS AND SHARP EDGES		UNIT SHT 9 OF 16 SHTS

MEMORY ROW B

128/32K MEMORY
A/B PORT SCHEM. DIAGRAM
DS21E252




MEMORY CHIPS 5S THRU 5AA
AND 5F THRU 5M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS





MEMORY CHIPS 6S THRU 6AA
AND 6F THRU 6M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

THE DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION	
MATERIAL	TOLERANCES
FINISH	DECIMAL XX = .01 XXX = .001 XXXX = .0001 FRACTIONAL = 1/64 ANGULAR = 1/100
DA21E250	REV. B NOV 86
	128/32K MEMORY
PART NUMBER	A/B PORT SCHEM. DIAGRAM
COMPUTERVISION CORP.	DWG. NO. DS21E252
201 BURLINGTON ROAD ROUTE 62	SCALE
BEDFORD, MASS. 01730	REMOVED ALL SHARP EDGES
	UNIT WT.
	SHT. 11 OF 16 SHTS



MEMORY CHIPS 7S THRU 7AA
AND 7F THRU 7M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION		TOLERANCES DEGREES	
MATERIAL	FINISH	XX	XX
		XX	XX
		SEE SHT. 1	
DRAWN BY HOBBS	REV. BY	TITLE 128/32K MEMORY	
		A/B PORT SCH DIA	
DA21E250 1		PART NUMBER NEXT ASSEMBLY QTY	
COMPUTERTVISION CORP. PO BOX BURLINGTON ROAD ROUTE 95 BEDFORD, MASS. 01730		MFG. SIGNATURE DATE SCALE DWG. NO. DS21E252	
		REMOVE ALL BLURPS AND SHARP EDGES UNIT WT.	
		SHT 12 OF 16 SHTS	




MEMORY CHIPS 8S THRU 8AA
AND 8F THRU 8M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

DS21E252

E


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES	
MATERIAL	FINISH	DIMENTIAL	
		JX = .01	JXX = .006
DRW & HOMER	ENR	FRACTIONAL = .0016	
		AMERICAN = .125	
SEE SHT. 1		GEE SHT. 1	
DWG NO. DS21E252		DWG NO. DS21E252	
COMPUTERVISION CORP. 301 BURLINGTON RD. ROUTE 62 BEDFORD, MASS. 01730		COMPUTERVISION CORP. 301 BURLINGTON RD. ROUTE 62 BEDFORD, MASS. 01730	
SIGNATURE DATE		SIGNATURE DATE	
REMOVED ALL BURRS AND SHARP EDGES		REMOVED ALL BURRS AND SHARP EDGES	
UNIT WT.		UNIT WT.	
SHT 13 OF 16 SHTS		SHT 13 OF 16 SHTS	

MEMORY ROW F



MEMORY CHIPS 9S THRU 9AA
AND 9F THRU 9M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION		TOLERANCES	MEMORY ROW G		
MATERIAL		DECIMAL			
		.0000			
		.0000			
		.0000			
FINISH		FRACTIONAL	.1284		
		AMBIULAN	-.100		
			SEE 5HT. 1		
DRAWN BY HOBBS		BYN	REVISION DESCRIPTION	DRW	APP'D DATE
DA21E250		ENR	TITLE		
PART NUMBER	NEXT ASSEMBLY	QTY	PROJ	128/32K MEMORY	
		WFB	A7.B.PORTSCH.DIA.		
COMPUTERTVISION CORP.		SIGNATURE	DATE	SCALE	DRW. NO. DS21E252
101 BURLINGTON ROAD ROUTE 12		REMOVE ALL SURPS AND SHARP EDGES		UNIT	
BEDFORD, MASS. 01730				WT.	SHT 14 OF 16 SHTS



THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION		TOLERANCES	
MATERIAL		DECIMAL	
FINISH		.XX ±.01	
		.XXX ±.005	
		XXXX ±.0005	
		FRACTIONAL ±.004	
		ANGULAR ±.000	
DRW. #	SHEET	SEE SHT. 1	
CHK.	REV. NO.	1	
ENGR.	TITLE	128/32K MEMORY	
PROJ.		A/B PORT SCH DIA	
MFG.	PART NUMBER	DA21E250	
	NEXT ASSEMBLY	1	
SIGNATURE	DATE	DATE	DWG. NO.
REMOVED ALL BURRS AND SHARP EDGES			DS21E252
UNIT	WT.		SHT. 15 OF 16 SHTS

B PORT CONNECTORS

CONN

1	BINTR		2
3			4
5	BPORTACT		6
7			8
8			10
11	BJORST		12
13	BCLR		14
15	BIOPLS		16
17			18
18	BDS 3		20
21	BDS 2		22
23	BDS 1		24
26	BDS 0		28
27			28
29			30
31	BRQENB		32
33			34
36	BOATA 10		36
37	BOATA 1		38
38	BOATA 4		40
41	BOATA 5		42
43	BOATA 6		44
45	BOATA 7		46
47	FREE		48
49		RINTPOUT	50

CONN 1

1		B MEM RD	2
3	B MEM RO		4
5	B MEMWRT	BMEMWRT	8
7		BLDMAR	8
8	BLDMAR		1
11	B MEM BUS 16		1
13	B MEM BUS 14		1
15	B MEM BUS 13		1
17	B MEM BUS 12		1
18	B MEM BUS 11		2
21	B MEM BUS 10		2
23	B MEM BUS 9		2
25	B MEM BUS 8		2
27	B MEM BUS 7		2
29	B MEM BUS 6		3
31	B MEM BUS 5		3
33	B MEM BUS 4		3
35	B MEM BUS 3		3
37	B MEM BUS 2	BWAD2	3
39	B MEM BUS 1	BWAD1	4
41	B MEM BUS 0	RESET	4
43	BMC 3	BMCO	4
45	BMC 2	BMC0	4
47	BMC 1	SPARER	4
48		B MEM BUSY	5

ALL UNUSED PINS GROUNDED

VOLTAGE FEEDS FOR CONNECTORS PA,PB	
+12 VOLTS	B46,A7,A8
-5 VOLTS	B81
-12 VOLTS	B71,B72
+5 VOLTS	A/B3.A/B4.A/B97.A/B98
GND	A/B1.A/B2.A/B99.A/B100


DS21E252

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION		TOLERANCES DEVIATION				
MATERIAL		XXX =+.01				
		XXXX =+.0008				
		XXXXX =+.00010				
		FRACTIONAL => 1/48				
FINISH		ANGLULAR => .250				
		DIN 8 NO.8855	SEE SHT. 1			
		OKH	REVISED	DESCRIPTION	CHG	APPO DATE
		ENOR	TITLE 128/32K MEMORY			
DA21E250 1		A/B PORT SCH DIA				
PART NUMBER	NEXT ASS'BL.Y	QTY	PROJ			
COMPUTERTVISION CORP. 302 BURLINGTON ROAD, ROUTE 82 BEFORD, MASS. 01730		MFG	ROLE	Dwg NO. DS21E252		
		SIGNATURE	DATE			
		REVIEW ALL EDGES AND SHARP CORNERS				
		UNIT	SHT 18 OF 16 SHTS			
		WT.				

**32K/128K Memory Unit
DS21E227 (Obsolete)**

Sheet No.


Block Diagram	
Address Selection	1
B Port Connections	1
Data Input/Output	2
Bus and MAR Logic	3
Cycle Timing Logic	4
Refresh Logic	4
Bus Control Logic	5
I/O Logic	6
Typical Rank	7
Memory Address Logic	8
Array	9





* INDICATES IC'S WHICH CAN BE REMOVED
TO DISABLE B PORT LOGIC.


DATA INPUT / OUTPUT LOGIC


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION.		TOLERANCES	
		DECIMAL	
		.0000 ± .0000	
		XXXX ± XXXX	
		FRACTIONAL	
		.0000 ± .0000	
		ANGULAR	
		.0000 ± .0000	
DRAWN BY: C. L. COOPER		SEE SH. 1	
REVISED BY: C. L. COOPER		SYN. NO. 721	
DATE: 1/10/83		TITLE: 128K/32K	
CH-1000		MATERIAL: SEE SH. 1	
ENGR'D BY: C. L. COOPER		PART NUMBER: ENGR'D BY: C. L. COOPER	
MFG:		NEXT ASSEMBLY: QTY: 1	
SIGNATURE DATE:		PROJ. NO.: DS2IE227	
REMOVED ALL BURRS AND SHARP EDGES		SCALE: 1/1	
UNIT WT.:		DRAWING NO. DS2IE227	
SHEET 2 OF 9		PAGES	












8 | 7 | 6 | 5 | 4 | 3 | 2 | 1





MEMORY ARRAY


FOR MORE DETAIL OF TYPICAL
MEMORY SEE SHEET 7
FOR MEMORY DATA INPUT/OUTPUT
INTERCONNECTIONS, SEE SHEET 2

NOTE

ALL PWR. PINS ON 4027-3 OR 4116-3 ARE:
+5V. PINS 9

+5V PIN 9
-5V PIN 1
GND PIN 16
+12V PIN 8





* ABUS <0.5:15> IF MAPPED; ABUS <0:15> IF UNMAPPED


DASHED LINES INDICATE B PORT

**32K Memory Unit (Single Port)
DS21E102 (Obsolete)**

Sheet No.

Block Diagram	
Data Input/Output Logic	1
Bus and Memory Address Logic	2
Refresh Timing Logic	3
Bus Control Logic	4
I/O Logic	5
Typical Memory Rank	6
Parity Logic	6
Memory Array	7

B PORT CONNECTORS



* INDICATES IC'S WHICH CAN BE REMOVED AND CONNECTIONS WHICH CAN BE ADDED TO DISABLE B PORT LOGIC.

CONN D

	CONN D
I	BINTPOUT
II	BIORST
III	BCLR
IV	BIOPLS
V	BINTA
VI	BDS5
VII	BDS4
VIII	BDS3
IX	BDS2
X	BDS1
XI	BDS0
XII	BRQENB
XIII	BDATA10
XIV	BDATA11
XV	BDATA12
XVI	BDATA13
XVII	BDATA14
XVIII	BDATA15
XIX	BINTR

CONN E

	CONN E
I	B MEM RD
II	B MEM WRT
III	BACCESS PROT
IV	B WRT PROT
V	B MEM BUSY
VI	B MEM BUS 15
VII	B MEM BUS 14
VIII	B MEM BUS 13
IX	B MEM BUS 12
X	B MEM BUS 11
XI	B MEM BUS 10
XII	B MEM BUS 9
XIII	B MEM BUS 8
XIV	B MEM BUS 7
XV	B MEM BUS 6
XVI	B MEM BUS 5
XVII	B MEM BUS 4
XVIII	B MEM BUS 3
XIX	B MEM BUS 2
X	B MEM BUS 1
XI	BMC3
XII	BMC2
XIII	BMC1
XIV	B PARITY ER
XV	BLD MAR

ALL UNUSED PINS GRDED

VOLTAGE FEEDS FOR CONNECTORS PA, PB	
+12 VOLTS	B4G,A7,A8
-5 VOLTS	B18
-12 VOLTS	B71,B72
+5 VOLTS	A/B3,A/B4,A/B97,A/B98
GND	A/B1,A/B2,A/B99,A/B100


DS2IE102


SUPERSEDED
BY DA2IE250
ECO #3318
1/3/80
D. Stuart


DS2IE102 Rev D
1/3/80
D. Stuart


DATA INPUT / OUTPUT LOGIC


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION.	
MATERIAL:	D ECO # 2934
FINISH:	C/2 ECO # 2729
PART NUMBER:	L2IE009
PROJ. NO.:	DA2IE100
MPN:	100-100
SIGNATURE:	DATE: 1/3/80
REMOVES ALL BURRS AND SHARP EDGES:	WT: NONE
COMPUTERTVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803	
DS2IE102	













MEMORY ARRAY

FOR MORE DETAIL OF TYPICAL
4K MEMORY SEE SHEET 5.
FOR MEMORY DATA INPUT/OUTPUT
INTERCONNECTIONS, SEE SHEET 1.


NOTE: ALL PWR. PINS ON 4027-P3 OR N3 ARE
+5V PIN 9
-5V PIN 1
GND PIN 16
+12V PIN 8





Memory Management and Protection Unit


Sheet No.


Block Diagram	
Mapper RAM	1
Bus Logic	1
Mapper Status	2
I/O Logic	3
Timing Logic	4
Protection Logic	4














B-Port Memory Management and Protection Unit


Sheet No.

Mapper RAM	1
Bus Logic	1
Mapper Status Logic	2
I/O Logic	3
Timing Logic	4
Protection Logic	4
Switch Settings	5
Jumper Configuration	5
B-Port Connector Pinouts	5













8 | 7 | 6 | 5 | 4 | 3 | 2 | 1





Floating Point Unit

















REMARKS FORM

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. All comments and suggestions become the property of Computervision.

TITLE: _____

Order No.: _____

TECHNICAL or EDITORIAL ERRORS (include page number):

SUGGESTIONS FOR IMPROVEMENT:

FROM:
(Please print)

NAME: _____ DATE _____

TITLE: _____

COMPANY NAME: _____

ADDRESS: _____

CITY: _____ STATE: _____ ZIP: _____

Please cut along this line



Computervision Corporation 201 Brulington Road, Bedford, Massachusetts 01730